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The channel-imposed degradation of signal quality in high-speed
links can be compensated by an equalizer [1]. In an adaptive
equalizer, a feedback mechanism is required to measure and
report the eye quality at the equalizer output. An eye-opening
monitor (EOM) is a circuit block that periodically reports a quan-
titative measure of the quality of the signal eye that it is sam-
pling [2]. 
In this paper, an EOM circuit architecture that maps both the
vertical and horizontal opening of the received eye to a two-
dimensional error diagram is proposed. The error diagram is
directly correlated to the eye opening in both dimensions. It con-
tains information about the shape of the eye and serves as the
cost function for updating the equalizer coefficients.  The EOM
circuit overlaps a rectangular mask with the received signal eye.
Any data transition passing inside the mask is counted as an
error. The area of the mask is swept in horizontal and vertical
dimensions independently. The error diagram is generated by
recording the error count for different mask geometries. The
operation is illustrated in Fig. 18.3.1 for one mask size. An error
is flagged when a transition crosses either of the two vertical
sides of the mask. Two reference voltages, VH and VL, define the
vertical opening of the mask and two phases of the sampling
clock, φearly and φlate, determine its horizontal opening. Data is con-
tinuously compared with VH and VL and the results are sampled
at early and late phases. 
Figure 18.3.2 shows the architecture of the EOM circuit. An
external full-rate clock is divided by two to generate I and Q
phases. Two phase rotators interpolate between I and Q and
between I and Q to create respectively early and late phases.
Therefore, the output phase of each rotator covers half of the bit
period. Each rotator has a 15b thermometer-encoded control line
that results in a phase step of 6o. When both sets of control bits
are zero, φearly and φlate are in phase with Q and overlap in the cen-
ter of the eye. Every positive edge on next_φearly moves φearly one
step to the left. Similarly, every positive edge on next_φlate moves
φlate one step to the right. The 16th positive edge on either next_φear-
ly or next_φlate automatically resets the phase to the center posi-
tion. The D-flip flops (DFF) sample the comparators’ outputs at
both φearly and φlate. As the sampling clocks are half-rate, each DFF
block consists of two DFFs to sample at both rising and falling
edges of the clocks. This avoids skipping any data transition. 
Processing the errors caused by early and late samples separate-
ly allows the EOM to differentiate data transitions that cross the
left of the eye mask from those that cross the right side and
enables it to capture asymmetrical eye diagrams. The final error
output passes through a digital divider with four selectable
divide ratios. A larger divide ratio is selected in order to measure
cases with high error counts.
The comparator circuits use a differential CML topology, as
shown in Fig. 18.3.3. The lower comparator reference is generat-
ed by swapping VH and VL [2]. The reference levels can be adjust-
ed through either an off-chip signal or an on-chip DAC. The DAC
sets VH =Vcm + n∆V and VL =Vcm -n∆V, where Vcm is input common
mode and 1≤n≤7. Every positive edge on next_ref increases n by
one. The eighth edge resets n to 1. The step size, ∆V, is adjustable
externally. The phase-rotator circuit consists of two parallel dif-
ferential stages, as Fig. 18.3.3 shows. The differential control
lines, s0-s15, steer the tail current between the two stages to
adjust the input phases weights and thus generate the proper
interpolated output phase.
To quantitatively compare received eye qualities, a mask error
rate (MER) for a given mask is defined. MER is the ratio of the
number of transitions falling inside the given mask to the total
number of transitions. MER for a given mask increases as the
quality of the monitored eye degrades. Masks of different shape
may have the same MER. The combined area inside the eye that
covers all the masks with the same MER is defined as the effec-
tive eye opening for the given MER. This effective eye opening
contains information about the shape of the eye and is not neces-
sarily rectangular. The proposed EOM circuit measures the effec-
tive eye opening for different MER values. By separately stepping
the next_ φearly, next_ φlate, and next_ ref signals, the architecture
provides three degrees of freedom for getting several mask sizes.
Seven settings for the differential reference voltage DAC and 15
for each phase rotator provide 210 different masks. The number
of masks can be increased by applying reference voltages directly
from off-chip sources with smaller step size. 
The EOM circuit is implemented in a 0.13µm standard CMOS
technology. On-wafer measurements from 1 to 12.5Gb/s with a
231-1 PRBS source and 1.2V supply shows successful error-dia-
gram measurement. The EOM operates reliably even at severe
conditions when a closed eye with 10-2 BER is applied to the
input. It consumes about 275mA from a 1.2V supply and is func-
tional at 10Gb/s with supply voltage as low as 1V. Figure 18.3.4
shows the error_out signal when a 10Gb/s signal with 41ps peak-
to-peak sinusoidal jitter (SJ) is applied to the input and both
next_φearly and next_φlate are stepped at about 3MHz. The mask
vertical opening is 120mV. There is an error-free region (no tog-
gle) for a small mask opening but as the mask gets wider the
zoomed error_out signal depicts that the error frequency gradu-
ally increases. The periodic behavior of the error_out signal is due
to the self-resetting mechanism of the phases. Figure 18.3.5 is the
measured eye opening at three different MER when various
amounts of SJ is added to the 10Gb/s, 231-1 PRBS input. As
expected, the measured eye opening monotonically decreases as
jitter closes the eye.
Figure 18.3.6 illustrates the two-dimensional error diagram that
is generated by measuring the frequency of the error_out signal
for various mask sizes. Computer-controlled reference voltages
and trigger signals for next_φearly and next_φlate automatically
sweep mask sizes. Early and late phases are stepped separately
resulting in capturing the asymmetrical shape of the eye. The
diagram demonstrates about 70dB dynamic range for MER. The
die occupies 1.7×1.7mm2 as in Fig. 18.3.7. The active area is only
400×660µm2. 
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Figure 18.3.1: Eye quality mask and error definition. Figure 18.3.2: The EOM circuit architecture.
Figure 18.3.3: The comparator (top) and phase rotator (bottom) circuits.
Figure 18.3.5: Measured eye opening for different input jitter levels. Figure 18.3.6: Measured error diagram.
Figure 18.3.4: The error_out signal after horizontal mask sweep.
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Figure 18.3.7: The EOM die micrograph.
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